Technical Staff Engineer-Design
Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our ; we affectionately refer to it as the and it’s won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you.
Visit our page to see what exciting opportunities and company await!
Job Description:
Microchip’s MPU group offers microprocessors which rightly balances the performance, power, cost and comes with advanced security capabilities which caters to a multitude of applications. With a broad set of peripherals and interfaces, these MPUs can support a wide range of applications. Point of sales systems, home and industrial automation systems, automotive infotainment etc. are just a few among various supported end uses.
As a Technical StaffEngineer in the MPU32 group, you will work with our multi-sited global Silicon Development Team in design and implementation of complex SoCs. The position is based in the MPU32 MidEnd team. The Implementation Engineer will take part to the development of multi-million, multi-voltage designs. He/She will be expert in Synthesis, Formal Proof, UPF/CPF flows targeting Signoff quality. The candidate will also have a good knowledge and experience of timing constraints, STA and DFT insertion.
This position requires a proactive and highly motivated candidate, with strong technical skills, and a proven record of success in a multi-site and multi-functional team environment.
The position could evolve towards management. Therefore, mentorship and leadership skills are a plus.
Responsibilities
Perform and optimize Synthesis of hierarchical achieving high QoS of multi-voltage designs,
Perform Formal Proof, debug, and understand FP results, handle SOC modelling constraints until FP is reached,
Drive low-power implementation and optimization using UPF/CPF description with Front-End team support,
Perform CLP flow, analyse and debug CLP checks for valid power definition,
Perform DFT Insertion (Scan, OCC, BSD) based on DFT team specification,
Perform and validate functional ECOs,
Interact with and support Front-End, STA and Back-End teams,
Collaborate with Methodology team for continuous flow development and improvement,
Collaborate with cross-functional teams to ensure timely delivery of high-quality designs.
Requirements/Qualifications:
Bachelor’s or master’s degree in electronics engineering or related field,
15 + years of experience in Soc design, Middle End design,
Deep knowledge and strong experience of Synthesis, Formal Proof, Low power flow, UPF/CPF (Synopsys DC, Cadence LEC and CLP)
Good understanding of timing constraints and STA flow,
Good understanding of DFT concepts and constraints,
Experience of support to implementation team,
Proficient in scripting language (TCL and Perl),
Experience with industry-standard EDA tools such as Synopsys, Cadence, Siemens,
Excellent analytical and problem-solving skills,
Strong communication and collaboration skills,
Participate in SOC development planning and scheduling
First experience in management is a plus.
#LI-PF1
Travel Time:
0% - 25%
